Electrical binary computer apparatus



19 Sheets-Sheet 2 W. D. ROWE ET AL ELECTRICAL BINARY COMPUTER APPARATUS mm on m 6.2mm: m L E 3.2mm: S35E=oo Feb. 19, 1963 Filed Aug. 14, 1958 Feb. 19, 1963 w. D. ROWE ET AL 3,078,040

ELECTRICAL BINARY COMPUTER APPARATUS Filed Aug. 14, 1958 19 Sheets-Sheet 5 Sum- Difference Sign Control B ADM CHS ToS-8 252 250 o 0 OSign Bit OSign Bit -7 Zero One Output Output I 8-5 Not Convert Input Subtract F lg. 9. T

Difference 3-17 3 3 -4 5-20 S-l9 l -o Drive 47 7 g: Sum Drive Clear And Add S ec' lSubtract S-l8 s-2| p s 2 +4 I .S-24

G l S-3l S 23 s 22 i Dl/ide Sign N ClearAnd "I SIO Subtracg o o o l o 0 Divide Lock Multiply Sign Set Set Clear Convert Normal LOCK Input Addend Addend Addend Drive Drive From One Zero Memory :fi- To M-2o Fig.ll From Load M-Q Register Bus I Set Zero IOV' Reset M-Q Feb. 19, 1963 w. D, ROWE ET AL 3,078,040

ELECTRICAL BINARY COMPUTER APPARATUS Filed Aug. 14, 1958 19 Sheets-Sheet 6 Set Sign Bit Positive Set-l FromSS'l Reset *1 Reset Accumu lotor Bus lfi 8 Set Zero lflilhply Sign Set One Mu p y ign 4? \s-o-iov Fi .IO.

g 0-7 flea iii Multiply Lock 0 o Execute Bus Divide Not Lock Change Sign S-ll

- 2 S26 T0 M 5 From M3 205 Divide Lock S-lO From O-l5 G To F |g.|2A.

From O-28 e Feb. 19, 1963 w. D. ROWE ETAL 3,078,040

ELECTRICAL BINARY COMPUTER APPARATUS Filed Aug. 14, 1958 19 Sheets-Sheet 7 Multiply Lock o From (M-53) X@ To (0-6) M-l8 From (0-28) From (O-27) rom(S-3l) (Hali) -To Execufe Bus From(P-22) From(20-55) To Clock (Divide) To H-ll Clock E Stop From (P-l4) From (M-l2) Reset Addend Bus lock Multiply Lock From (P-23) From Compliment Execute Bus Fig. l6

F 0 Lock (M43) Feb. 19, 1963 Filed Aug. 14, 1958 W. D. ROWE ET AL ELECTRICAL BINARY COMPUTER APPARATUS 19 Sheets-Sheet 8 SHLc g cFrom N-5 ESLo- 4 H-2 H-9 Clock F e 2]oshm Left Bus H-3 H-8 W91: Right Bus Clock Der lsolote Bus SHR% c From L-I ESRF End Around Shift Control From 20-50% -oTo P-II H-I5 H-I8 ESL 4 To P40 Fig. l4. ESJI ZP H46 W7 jgrgfi To 20-59 From P-I0 jc'r 20-53 X Plone In Y Plane In Address Memory Memory Intructions Information Unit Unit S l 2 3 4 5 6 7 8 9 IO II I2 l3 l4 l5 l6 I? I8 I9 20 Feb. 19, 1963 w. D, ROWE ETAL ELECTRICAL BINARY COMPUTER APPARATUS l9 Sheets-Sheet 10 Filed Aug. 14, 1958 335mm cozoa w uuwm 2 9. :30 *0 cozuucafia E6 h. 2202 o o C 2:; m 6 233w m IL m 5563. E 2.: 3mm

mu -6mm U E ouc m Ow E was.

NNN

32 mcut EBE NON w. D, ROWE ElAL ELECTRICAL BINARY COMPUTER APPARATUS Feb 19, 1963 19 Sheets-Sheet 11 Filed Aug. 14, 1958 Feb. 19, 1963 w. D. ROWE ETAL 3,078,040

ELECTRICAL BINARY COMPUTER APPARATUS Filed Aug. 14, 1958 19 Sheets-Sheet 12 End Around Shift Fig. 2|A

Execute Bus Feb. 19, 1963 Filed Aug. 14, 1958 W. D ROWE ET AL ELECTRICAL BINARY COMPUTER APPARATUS Isolate Bus Set 19 Sheets-Sheet 13 Reset Acc. Bus

Feb. 19, 1963 w. D. ROWE ETAL ELECTRICAL BINARY COMPUTER APPARATUS l9 Sheets-Sheet 14 Filed Aug. 14, 1958 on; cam 36 o mam m E 22w Feb. 19, 1963 w. D. ROWE ETAL ELECTRICAL BINARY COMPUTER APPARATUS 19 Sheets-Sheet 16 mTm 2:00

m E=m wTm Feb. 19, 1963 w. D. ROWE ETAL ELECTRICAL BINARY COMPUTER APPARATUS l9 Sheets-Sheet 17 I I l u Ill 25 Fil EN t

.6333- .2525 mma mm; MN

:m EB

vm-z m 25 22:00

NN Z

mm 5 0-2 T mm G|E mam 58.5w

:00 2.59; Em T Feb. 19, 1963 w. D. ROWE ETAL ELECTRICAL BINARY COMPUTER APPARATUS l9 Sheets-Sheet 18 Filed Aug. 14, 1958 2 m Om-m NNN 3m 238 NNION mEzaEoo I: TO w 233m EoE mTON Omm -23 mm 0-2 2 23 6 9 8 6 B 2 3 o. :3. 2 25 gm L Feb. 19, 1963 w. 1:)v ROWE ET AL ELECTRICAL BINARY COMPUTER APPARATUS l9 Sheets-Sheet 19 Filed Aug. 14, 1958 United States Patent 3,678,049 ELETRECAL BENARY CUMPUTER APPARATUS William D. Rowe, Snyder, FLY and Terry A. Jeeves, Penn Hills Township, Allegheny County, Pa, assiguors to Westinghouse Electric Corporation, East Pittsburgh, Pa, a corporation of Pennsylvania Filed Aug. 14, 1958, Ser. No. 755,062 12 Claims. (Cl. 235-164) The present invention relates, in general, to electrical computer apparatus, and more particularly, to electrical binary computer apparatus suitable for automatic control and decision applications.

It is an object of the present invention to provide an improved electrical computer apparatus which is more simple and reliable and faster in operation and requires less complex circuitry than previous computer devices.

it is a further object of the present invention to provide an improved electrical binary computer apparatus utilizing a common circuit element throughout as a similar or standard circuit device as the main component and thereby facilitating any maintenance and repair of that computer apparatus that may become necessary and desirable.

it is an additional object of the present invention to provide an improved electrical binary computing apparatus using static circuit elements capable of long, reliable and trouble-free operation and using a minimum of dis similar components and having a minimum time response characteristic.

It is a still further object of the present invention to provide an improved electrical computer apparatus for use with two or more binary numbers of up to and including N digits, which apparatus uses basic unitary circuit components such as NOR circuits, with each of said NOR circuits having a similar circuit arrangement and a similar operative characteristic to facilitate the servicing and maintenance of said computer apparatus and to improve the reliability of said apparatus.

It is a still additional object of the present invention to provide improved electrical binary computer apparatus having a more stable operation characteristic over wider ranges of temperature and having a smaller physical size for a greater data handling cap-ability and having lower power requirements and using standardized components to enable a lower cost of construction and having a greater flexibility of utility and operation.

it is a different object to provide an improved com puter apparatus operative to provide and generate carry signals prior to the receipt of an execute control pulse.

t is a still different object of the present invention to provide an improved computer apparatus that does not require intentional time delay circuits in the register counter circuits for handling the binary information stored in said register devices.

These and other objects and advantages of the present invention will become still more apparent from a study of the following description taken in conjunction with the drawings, wherein:

FIGURE 1 shows a diagrammatic view of one form of the electrical computer apparatus in accordance with the present invention;

FIG. 2 is an illustrative diagrammatic view of electrical computer apparatus in accordance with the present invention and applied to control the screwdown setting of a strip rolling mill in accordance with desired setting control information punched into an input card mem- FIG. 3 is a diagrammatic showing of the addend register, the accumulator register, the multiplier and quotient register and the sum and difference control circuits of the arithmetic unit of the present electrical computer apparatus;

HG. 4 is an additional showing of the arithmetic unit;

FIG. 5 is a schematic showing of a portion of the apparatus shown in FIG. 3;

P16. 6 is a schematic showing of a single stage of the accumulator register operative with a single bit N of input information;

PEG. 7 is a schematic showing of the sum and difference control circuit for an individual bit N of input information;

FIG. 8 is a schematic showing of the multiplier and quotient register circuit operative with an individual bit N of information;

FIG. 9 is a schematic showing of the sum and difference sign control circuit;

FIG. 10 is a schematic showing of the sign bit determining circuit for the accumulator;

FIG. 11 is the multiplier-quotient sign determining circuit;

PEG. 12A is a showing of the divide sign control circuit and FIG. 12B is a showing of the multiply sign determining control circuit;

PKG. 13 is the shift control circuit;

FIG. 14 is the end-around shift control circuit;

FIG. 15 is the multiplication counter circuit;

FIG. 16 is the multiply and divide control circuit;

PEG. 17 is a diagrammatic illustration of the instruction and address register device;

FIG. 18 is a block diagram of a suitable clock device as well known in the art;

FIG. 19 is a curve chart illustrating the basic timing sequence for the present computer apparatus;

FEGS. 20A and 203 show a functional block diagram arrangement for the present computer apparatus; and

FIGS. 21A, 21B, 21C, 21D, 21E, 21F, 21S and 23.8 together comprise a schematic showing of the present arithmetic unit.

As industrial control problems become increasingly more diflicult and complicated, the use of both general purpose and special purpose type digital computer apparatus as control and decision devices is becoming of greater importance. The ability or" digital computer devices to handle large amounts of data and make more rapid and accurate calculations makes these devices quite adaptable to tlhese industrial applications suitable for automatic contro The most important limitation in applying prior art digital computer devices to industrial control problems has been the relative low level of reliability of these devices. An operating industrial machine with even a fraction of one percent of down time or non-operating time is in many instances not satisfactory as being too unreliable. Further, in certain types of industrial machines, if only a single failure should occur, this single failure may be very disastrous and extremely expensive, and therefore, it is very desirable that fail-safe type of control device for that machine be provided.

In accordance with the teachings of the present invention a computer device having a greater inherent reliabilitv and thereby more desirable for industrial control applications has been provided wherein the complete digital computer devices has been designed and constructed using but a single common building block, namely, a NOR circuit. The NOR circuit has been successfully proven to be highly reliable, and by building a digital computer device with but a single common component such as the NOR circuit, the maintenance and testing of such a computer device is greatly facilitated in that each of the NOR circuits can be easily tested as may be desired and each of the NOR circuits has the same opera- 

1. IN BINARY DIGITAL COMPUTER APPARATUS OPERATIVE FOR PERFORMING COMPUTATION OPERATIONS WITH BINARY NUMBERS, THE COMBINATION OF A FIRST REGISTER DEVICE FOR STORING A FIRST BINARY NUMBER, A SECOND REGISTER DEVICE FOR STORING A SECOND BINARY NUMBER, CONVERT SIGNAL PROVIDING MEANS RESPONSIVE TO SAID FIRST BINARY NUMBER AND RESPONSIVE TO SAID SECOND BINARY NUMBER FOR PROVIDING A CONVERT SIGNAL OPERATIVE TO CONTROL THE OPERATION OF SAID COMPUTER APPARATUS WHEN SAID FIRST BINARY NUMBER IS LARGER THAN SAID SECOND BINARY NUMBER, AND CHANGE SIGNAL PROVIDING MEANS RESPONSIVE TO AT LEAST ONE DIGIT OF SAID FIRST BINARY NUMBER AND AT LEAST ONE DIGIT OF SAID SECOND BINARY NUMBER AND ANOTHER DIGIT OF SAID FIRST BINARY NUMBER FOR PROVIDING A CHANGE SIGNAL WHEN A PREDETERMINED ARRANGEMENT OF THE LATTER SAID DIGITS IS SENSED, WITH SAID CHANGE SIGNAL MEANS AND SAID CONVERT SIGNAL MEANS BEING OPERATIVELY CONNECTED TO ONE OF SAID REGISTER DEVICES FOR CONTROLLING ANOTHER DIGIT OF SAID ONE REGISTER DEVICE. 